

## CLAIMS

What is claimed is:

1. A circuit comprising:

5 a bus;

a microprocessor coupled to said bus;

a memory coupled to said bus; and

a plurality of functionalities coupled to said bus, wherein said functionalities  
comprise:

10 an interconnect;

an analog functional block coupled to said interconnect; and

a digital functional block coupled to said interconnect.

2. The circuit as recited in Claim 1, wherein said circuit is selected from the

15 group consisting of microcontrollers and other integrated circuits.

3. The circuit as recited in Claim 1, wherein said functionalities further

comprise a programmable input/output coupling.

20 4. The circuit as recited in Claim 1, wherein a component of said circuit is

programmable according to an input.

5. The circuit as recited in Claim 4, wherein said component is selected

from the list consisting of said interconnect, said analog functional block, and said

25 digital functional block.

6. The circuit as recited in Claim 5, wherein a function of said circuit is programmable.

7. The circuit as recited in Claim 6, wherein said function corresponds to a configuration state.

8. The circuit as recited in Claim 7, wherein said configuration state is configured according to said user input.

9. The circuit as recited in Claim 1, wherein said memory is selected from the group consisting of random access memory, read only memory, and registers.

10. The circuit as recited in Claim 10, wherein said read only memory comprises a programmable memory.

11. An integrated circuit comprising:  
a bus;  
a microprocessor coupled to said bus;  
a memory coupled to said bus;  
a plurality of functionalities coupled to said bus, wherein said functionalities comprise:

an interconnect;

an analog functional block coupled to said interconnect; and

a digital functional block coupled to said interconnect;

and

an input/output coupling; and

wherein at least one of said interconnect, said analog functional block, said digital functional block, and said input/output coupling is programmable.

12. The integrated circuit as recited in Claim 11, wherein said integrated circuit is a microcontroller circuit.

13. The circuit as recited in Claim 11, wherein said programmable component is programmable according to a user input.

14. The circuit as recited in Claim 13, wherein a function of said circuit is programmable.

15. The circuit as recited in Claim 14, wherein said function corresponds to a configuration state.

16. The circuit as recited in Claim 15, wherein said configuration state is configured according to said user input.

17. A circuit, comprising: a microprocessor, a plurality of programmable analog circuit blocks, and a plurality of programmable digital circuit blocks. at least one of said programmable digital circuit blocks being coupled directly or indirectly to at least one of said programmable analog circuit blocks;  
wherein at least a first one of said programmable digital circuit blocks is coupled directly or indirectly to at least a first one of said programmable analog circuit blocks,  
and at least a second one of said programmable digital circuit blocks and said programmable analog circuit blocks is coupled directly or indirectly to said microprocessor.

18. The circuit of claim 17, wherein each of said plurality of programmable digital circuit blocks is configured to provide at least one of a plurality of mathematical functions.

5

19. The circuit of claim 17, wherein each of said plurality of programmable analog circuit blocks is configured to provide at least one of a plurality of analog functions.

10

20. The circuit of claim 17, wherein at least a third one of said programmable digital circuit blocks is coupled to a fourth one of said programmable digital circuit blocks, and at least a third one of said programmable analog circuit blocks is coupled to a fourth one of said programmable analog circuit blocks.

15

21. The circuit of claim 20, wherein a programmed combination of said plurality of programmable digital circuit blocks and said programmable analog circuit blocks is configured to provide at least one digital and/or analog system function.

20

22. The circuit of claim 17, further comprising a programmable memory coupled directly or indirectly to said plurality of programmable digital circuit blocks and said plurality of programmable analog circuit blocks, said programmable memory containing data for programming at least one of said programmable digital circuit blocks and at least one of said plurality of programmable analog circuit blocks.

25

23. The circuit of claim 22, wherein said programmable memory comprises an erasable and programmable memory.

24. The circuit of claim 23, wherein said programmable memory comprises an electrically erasable and programmable memory.

25. The circuit of claim 17, further comprising a plurality of input and/or output blocks, coupled directly or indirectly to at least one of said programmable memory, said programmable digital circuit blocks, said plurality of programmable analog circuit blocks, and said microprocessor.

26. The circuit of claim 25, wherein at least a first one of said plurality of input and/or output blocks sends signals to said microprocessor.

27. The circuit of claim 26, wherein at least a second one of said plurality of input and/or output blocks sends signals to at least one of said programmable digital circuit blocks and said plurality of programmable analog circuit blocks.

28. The circuit of claim 27, wherein at least said second one of said plurality of input and/or output blocks sends signals to at least one of said plurality of programmable analog circuit blocks.

29. The circuit of claim 28, wherein said at least one of said plurality of programmable analog circuit blocks send signals to at least one of said programmable digital circuit blocks.

30. The circuit of claim 27, wherein at least a third one of said plurality of input and/or output blocks sends data to said programmable memory.

30. The circuit of claim 17, further comprising a plurality of registers

configured to store programming data for said plurality of programmable digital circuit blocks.

31. The circuit of claim 17, further comprising a plurality of latches configured to store programming data for said plurality of programmable analog circuit blocks.

32. The circuit of claim 17, further comprising a global routing matrix configured to couple said plurality of input and/or output blocks to said plurality of programmable digital circuit blocks and said plurality of programmable analog circuit blocks.

33. The circuit of claim 17, further comprising a system macro routing matrix configured to couple a subset of said plurality of programmable digital circuit blocks to a subset of said plurality of programmable analog circuit blocks.

34. A circuit, comprising:  
a plurality of input and/or output blocks;  
a plurality of programmable analog circuit blocks; and  
a plurality of programmable digital circuit blocks, at least one of said programmable digital circuit blocks being coupled directly or indirectly to at least one of said programmable analog circuit blocks;  
wherein at least one of said programmable digital circuit blocks and said programmable analog circuit blocks is coupled directly or indirectly to at least one of said input and/or output blocks.

35. The circuit of claim 34, wherein at least a first one of said plurality of

input and/or output blocks sends signals to at least a first one of said plurality of  
programmable analog circuit blocks, said first programmable analog circuit block  
sends signals to at least a first one of said plurality of programmable digital circuit  
blocks, and said first programmable digital circuit block sends signals to a same or  
5 different one of said plurality of input and/or output blocks.

36. A circuit, comprising:

a programmable memory containing programming data;  
10 a plurality of programmable analog circuit blocks configured to receive  
a first subset of said programming data from said programmable memory; and  
a plurality of programmable digital circuit blocks configured to receive a  
second subset of said programming data from said programmable memory, at least  
a first one of said programmable digital circuit blocks being coupled directly or  
15 indirectly to at least a first one of said programmable analog circuit blocks.

37. The circuit of claim 36, wherein a second one of said plurality of  
programmable analog circuit blocks is coupled to at least one of said first  
programmable analog circuit block and a second one of said plurality of  
20 programmable digital circuit blocks.

38. The circuit of claim 36, wherein a second one of said plurality of  
programmable digital circuit blocks is coupled to at least one of said first  
programmable digital circuit block and a second one of said plurality of  
25 programmable analog circuit blocks.

39. The circuit of claim 37, wherein said second programmable analog

circuit block is coupled to said first programmable analog circuit block. and second one of said plurality of programmable digital circuit blocks is coupled to said first programmable digital circuit block.

5           40.    The circuit of claim 37, wherein said second programmable analog circuit block is coupled to said second programmable digital circuit block.

41. A circuit, comprising:

10               a plurality of programmable analog circuit blocks configured to provide at least one of a plurality of analog functions;

              a plurality of programmable digital circuit blocks configured to provide at least one of a plurality of mathematical functions; and

15               a routing matrix configured to couple a subset of said plurality of programmable analog circuit blocks to a first subset of said plurality of programmable digital circuit blocks, at least a first one of said programmable analog circuit blocks being coupled to at least a first one of said programmable digital circuit blocks.

20           42.    The circuit of claim 41, wherein when programmed, each of said plurality of programmable analog circuit blocks provides at least one of said plurality of analog functions.

25           43.    The circuit of claim 41, wherein when programmed, said plurality of programmable digital circuit blocks provides at least one of said plurality of mathematical functions.

44.    The circuit of claim 42, wherein when programmed, said plurality of



programmable analog circuit blocks and said plurality of programmable digital circuit blocks provides at least one digital and/or analog function.

45. The circuit of claim 41, wherein when programmed, said routing matrix couples a second one of said subset of said plurality of programmable analog circuit blocks to a second one of said subset of said plurality of programmable digital circuit blocks.

46. The circuit of claim 41, wherein said plurality of programmable analog circuit blocks comprises a matrix of  $n$  by  $m$  analog configurable system macros,  $n$  and  $m$  independently being an integer of at least two.

47. The circuit of claim 46, wherein each of said analog configurable system macros is configured to provide one or more analog functions selected from the group consisting of a gain function, a comparator function, a switched capacitor function, a filter function, an analog-to-digital conversion function, a digital-to-analog conversion function, and an amplifier function.

48. The circuit of claim 41, wherein at least two of said plurality of programmable digital circuit blocks are coupled in series to provide a digital system function.

49. A programmable analog circuit, comprising a matrix of  $n$  by  $m$  plurality of programmable analog circuit blocks, each coupled to an adjacent block and configured to provide at least one of a plurality of analog functions.

50. A programmable digital circuit, comprising at least three programmable

digital circuit blocks coupled in series and/or in parallel, each programmable digital circuit block being (i) controlled by an n-bit register or look-up table containing programming information including a cascading bit and (ii) configured to provide at least one of a plurality of mathematical functions, wherein the cascading bit determines whether a particular programmable digital circuit block is coupled in series with an adjacent programmable digital circuit block, and when programmed, the programmable digital circuit provides at least one digital system function.

51. A system comprising:

a microcontroller;

a subsystem comprising a functionality coupled to said microcontroller; and

a coupling mechanism coupled to said subsystem;

wherein selectively, said functionality is configurable to execute a first function according to an input of a first type, said coupling mechanism is configurable to implement a connectability state for said system by which said system is connectable to an external entity according to a user input of a second type.

52. The system as recited in Claim 51, wherein said functionality performs a function comprising a digital function.

53. The system as recited in Claim 51, wherein said functionality performs a function comprising an analog function.

54. The system as recited in Claim 51, wherein said functionality performs a plurality of functions comprising said analog function and said digital function.

55. The system as recited in Claim 54, further comprising an interconnecting mechanism, wherein said functionality comprises:  
a first sub-functionality performing said analog function; and  
a second sub-functionality performing said digital function;

5 wherein said interconnecting mechanism is configurable to interconnect said first sub-functionality and said second functionality according to a user input of a third type.

56. The system as recited in Claim 51, further comprising a timing functionality, which is configurable to generate a plurality of time bases according to a  
10 user input of a fourth type.

57. In a system comprising:  
a microcontroller;  
a subsystem coupled to said microcontroller, comprising a plurality of  
15 analog functionalities and of digital functionalities that are both configurable according to a user input;

an interconnecting mechanism configurable for selectively interconnecting said plurality of analog functionalities and said plurality of digital functionalities according to said user input

20 a coupling mechanism coupled to said subsystem that is configurable to implement a connectability state for said system by which said system is connectable to an external entity according to said user input,  
a method of configuring said system comprising:

selecting a function from the list consisting of analog functions, digital functions,  
25 and; mixed analog and digital functions

selecting an interconnection state to effectuate an interconnection between said analog functionalities and said digital functionalities corresponding to said function;

selecting said connectability state to effectuate an connection between said system and an external entity corresponding to said function; and

implementing said function, said interconnection state, and said connectability state accordingly.

5

58. The method as recited in Claim 57, wherein said system further comprises a timing functionality configurable to generate a plurality of time bases, said method further comprising:

selecting a timing base from said plurality of timing bases; and

implementing said timing base accordingly.

10